A high-throughput low-cost aes processor
- 19 December 2003
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Communications Magazine
- Vol. 41 (12), 86-91
- https://doi.org/10.1109/mcom.2003.1252803
Abstract
We propose an efficient hardware implementation of the advanced encryption standard algorithm, with key expansion capability. Compared to the widely used table lookup technique, the proposed basis transformation technique reduces the hardware overhead of the S-box by 64 percent. Our pipelined design has a very high throughput rate. Using typical 0.35 μm CMOS technology, a 200 MHz clock is easily achieved, and the throughput rate in the non-feedback cipher mode is 2.38 Gb/s for 128-bit keys, 2.008 Gb/s for 192-bit keys, and 1.74 Gb/s for 256-bit keys, respectively. Testability of the design is also considered. The hardware cost of the AES design is approximately 58 K gates using a standard synthesis flow.Keywords
This publication has 10 references indexed in Scilit:
- Evaluation of the hardware specialization techniques for vibration control applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- A high-throughput low-cost AES cipher chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A highly regular and scalable aes hardware architectureIEEE Transactions on Computers, 2003
- Design and performance testing of a 2.29-GB/s rijndael processorIEEE Journal of Solid-State Circuits, 2003
- An Optimized S-Box Circuit Architecture for Low Power AES DesignLecture Notes in Computer Science, 2003
- A fully pipelined memoryless 17.8 Gbps AES-128 encryptorPublished by Association for Computing Machinery (ACM) ,2003
- Unified Hardware Architecture for 128-Bit Block Ciphers AES and CamelliaLecture Notes in Computer Science, 2003
- An ASIC Implementation of the AES SBoxesPublished by Springer Science and Business Media LLC ,2002
- A Compact Rijndael Hardware Architecture with S-Box OptimizationLecture Notes in Computer Science, 2001
- Two Methods of Rijndael Implementation in Reconfigurable HardwareLecture Notes in Computer Science, 2001