Logic BIST for large industrial designs: real issues and case studies
- 20 January 2003
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- PSBIST: A partial-scan based built-in self-test schemePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- DFT strategy for Intel microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Constructive multi-phase test point insertion for scan-based BISTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Automated synthesis of large phase shifters for built-in self-testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testing the 400 MHz IBM generation-4 CMOS chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The third millennium's test dilemmaIEEE Design & Test of Computers, 1998
- ScanBist: a multifrequency scan-based BIST methodIEEE Design & Test of Computers, 1994
- Built-In Self-Test TechniquesIEEE Design & Test of Computers, 1985