Drive current enhancement in p-tunnel FETs by optimization of the process conditions
- 31 December 2011
- journal article
- Published by Elsevier BV in Solid-State Electronics
- Vol. 65-66, 28-32
- https://doi.org/10.1016/j.sse.2011.06.030
Abstract
No abstract availableKeywords
This publication has 18 references indexed in Scilit:
- Performance Enhancement in Multi Gate Tunneling Field Effect Transistors by Scaling the Fin-WidthJapanese Journal of Applied Physics, 2010
- Experimental demonstration of 100nm channel length In0.53Ga0.47As-based vertical inter-band tunnel field effect transistors (TFETs) for ultra low-power logic and SRAM applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Lateral Strain Profile as Key Technology Booster for All-Silicon Tunnel FETsIEEE Electron Device Letters, 2009
- Double-Gate Strained-Ge Heterostructure Tunneling FET (TFET) With record high drive currents and ≪60mV/dec subthreshold slopePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Boosting the on-current of a n-channel nanowire tunnel field-effect transistor by source material optimizationJournal of Applied Physics, 2008
- Device physics and design of germanium tunneling field-effect transistor with source and drain engineering for low power and high performance applicationsJournal of Applied Physics, 2008
- Double-Gate Tunnel FET With High-$\kappa$ Gate DielectricIEEE Transactions on Electron Devices, 2007
- Double Gate Tunnel FET with ultrathin silicon body and high-k gate dielectric2006 European Solid-State Device Research Conference, 2006
- Comparing Carbon Nanotube Transistors—The Ideal Choice: A Novel Tunneling Device DesignIEEE Transactions on Electron Devices, 2005
- Silicon surface tunnel transistorApplied Physics Letters, 1995