SRNoC: A novel high performance Shared-Resource routing scheme for Network-on-Chip
- 1 August 2014
- journal article
- Published by Elsevier BV in Microelectronics Journal
- Vol. 45 (8), 1103-1117
- https://doi.org/10.1016/j.mejo.2014.05.008
Abstract
No abstract availableThis publication has 29 references indexed in Scilit:
- DTBR: A dynamic thermal-balance routing algorithm for Network-on-ChipComputers and Electrical Engineering, 2012
- Area and power-efficient innovative congestion-aware Network-on-Chip architectureJournal of Systems Architecture, 2011
- EDXY – A low cost congestion-aware routing algorithm for network-on-chipsJournal of Systems Architecture, 2010
- Self-optimized Routing in a Network on-a-ChipIFIP International Federation for Information Processing, 2008
- Analysis and optimization of prediction-based flow control in networks-on-chipACM Transactions on Design Automation of Electronic Systems, 2008
- Stochastic Communication: A New Paradigm for Fault-Tolerant Networks-on-ChipVLSI Design, 2007
- Globally Adaptive Load-Balanced Routing on ToriIEEE Computer Architecture Letters, 2004
- GOALACM SIGARCH Computer Architecture News, 2003
- Networks on chips: a new SoC paradigmComputer, 2002
- A Scheme for Fast Parallel CommunicationSIAM Journal on Computing, 1982