NEUSORT2.0: A multiple-channel neural signal processor with systolic array buffer and channel-interleaving processing schedule
- 1 August 2008
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2018 40th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)
- Vol. 2008 (1094687X), 5029-5032
- https://doi.org/10.1109/iembs.2008.4650343
Abstract
An emerging class of neuroprosthetic devices aims to provide aggressive performance by integrating more complicated signal processing hardware into the neural recording system with a large amount of electrodes. However, the traditional parallel structure duplicating one neural signal processor (NSP) multiple times for multiple channels takes a heavy burden on chip area. The serial structure sequentially switching the processing task between channels requires a bulky memory to store neural data and may has a long processing delay. In this paper, a memory hierarchy of systolic array buffer is proposed to support signal processing interleavingly channel by channel in cycle basis to match up with the data flow of the optimized multiple-channel frontend interface circuitry. The NSP can thus be tightly coupled to the analog frontend interface circuitry and perform signal processing for multiple channels in real time without any bulky memory. Based on our previous one-channel NSP of NEUSORT1.0 [1], the proposed memory hierarchy is realized on NEUSORT2.0 for a 16-channel neural recording system. Compared to 16 of NEUSORT1.0, NEUSORT2.0 demonstrates a 81.50% saving in terms of area×power factor.Keywords
This publication has 8 references indexed in Scilit:
- Design Optimization for Integrated Neural Recording SystemsIEEE Journal of Solid-State Circuits, 2008
- A 128-Channel 6mW Wireless Neural Recording IC with On-the-Fly Spike Sorting and UWB TansmitterIEEE International Solid-State Circuits Conference, 2008
- Signal Processing Challenges for Neural ProsthesesIEEE Signal Processing Magazine, 2007
- A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording SystemIEEE Journal of Solid-State Circuits, 2006
- A three-dimensional neural recording microsystem with implantable data compression circuitryIEEE Journal of Solid-State Circuits, 2005
- Power feasibility of implantable digital spike sorting circuits for neural prosthetic systemsIEEE Transactions on Neural Systems and Rehabilitation Engineering, 2005
- Optimizing signal coding in neural interface system-on-a-chip modulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Neural spike sorting under nearly 0-dB signal-to-noise ratio using nonlinear energy operator and artificial neural-network classifierIEEE Transactions on Biomedical Engineering, 2000