A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System
- 26 December 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 42 (1), 123-133
- https://doi.org/10.1109/jssc.2006.886567
Abstract
Recent work in field of neuroprosthetics has demonstrated that by observing the simultaneous activity of many neurons in specific regions of the brain, it is possible to produce control signals that allow animals or humans to drive cursors or prosthetic limbs directly through thoughts. As neuroprosthetic devices transition from experimental to clinical use, there is a need for fully-implantable amplification and telemetry electronics in close proximity to the recording sites. To address these needs, we developed a prototype integrated circuit for wireless neural recording from a 100-channel microelectrode array. The design of both the system-level architecture and the individual circuits were driven by severe power constraints for small implantable devices; chronically heating tissue by only a few degrees Celsius leads to cell death. Due to the high data rate produced by 100 neural signals, the system must perform data reduction as well. We use a combination of a low-power ADC and an array of "spike detectors" to reduce the transmitted data rate while preserving critical information. The complete system receives power and commands (at 6.5 kb/s) wirelessly over a 2.64-MHz inductive link and transmits neural data back at a data rate of 330 kb/s using a fully-integrated 433-MHz FSK transmitter. The 4.7times5.9 mm2 chip was fabricated in a 0.5-mum 3M2P CMOS process and consumes 13.5 mW of power. While cross-chip interference limits performance in single-chip operation, a two-chip system was used to record neural signals from a Utah Electrode Array in cat cortex and transmit the digitized signals wirelessly to a receiverKeywords
This publication has 30 references indexed in Scilit:
- Hybrid RF/IR transcutaneous telemetry for power and high-bandwidth data2018 40th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC), 2007
- Validation of adaptive threshold spike detector for neural recording2018 40th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC), 2007
- Power minimization of a 433-MHz LC VCO for an implantable neural recording systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Neurons to Silicon: Implantable Prosthesis ProcessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A three-dimensional neural recording microsystem with implantable data compression circuitryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A low-power CMOS neural amplifier with amplitude measurements for spike sortingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A low-power integrated circuit for adaptive detection of action potentials in noisy signalsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Design of high-Q varactors for low-power wireless applications using a standard CMOS processIEEE Journal of Solid-State Circuits, 2000
- On-chip spiral inductors with patterned ground shields for Si-based RF ICsIEEE Journal of Solid-State Circuits, 1998