Composite Cores: Pushing Heterogeneity Into a Core
- 1 December 2012
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 317-328
- https://doi.org/10.1109/micro.2012.37
Abstract
Heterogeneous multicore systems -- comprised of multiple cores with varying capabilities, performance, and energy characteristics -- have emerged as a promising approach to increasing energy efficiency. Such systems reduce energy consumption by identifying phase changes in an application and migrating execution to the most efficient core that meets its current performance requirements. However, due to the overhead of switching between cores, migration opportunities are limited to coarse-grained phases (hundreds of millions of instructions), reducing the potential to exploit energy efficient cores. We propose Composite Cores, an architecture that reduces switching overheads by bringing the notion of heterogeneity within a single core. The proposed architecture pairs big and little compute μEngines that together can achieve high performance and energy efficiency. By sharing much of the architectural state between the μEngines, the switching overhead can be reduced to near zero, enabling fine-grained switching and increasing the opportunities to utilize the little μEngine without sacrificing performance. An intelligent controller switches between the μEngines to maximize energy efficiency while constraining performance loss to a configurable bound. We evaluate Composite Cores using cycle accurate micro architectural simulations and a detailed power model. Results show that, on average, the controller is able to map 25% of the execution to the little μEngine, achieving an 18% energy savings while limiting performance loss to 5%.Keywords
This publication has 26 references indexed in Scilit:
- Bottleneck identification and scheduling in multithreaded applicationsPublished by Association for Computing Machinery (ACM) ,2012
- Dynamically heterogeneous cores through 3D resource poolingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- A Fully-Integrated 3-Level DC-DC Converter for Nanosecond-Scale DVFSIEEE Journal of Solid-State Circuits, 2011
- Bias scheduling in heterogeneous multi-core architecturesPublished by Association for Computing Machinery (ACM) ,2010
- Core fusionPublished by Association for Computing Machinery (ACM) ,2007
- Composable Lightweight ProcessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Core architecture optimization for heterogeneous chip multiprocessorsPublished by Association for Computing Machinery (ACM) ,2006
- Conjoined-Core Chip MultiprocessingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Single-ISA heterogeneous multi-core architectures for multithreaded workload performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A low-power 16-bit multiplier-accumulator using series-regulated mixed swing techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002