Composable Lightweight Processors
- 1 January 2007
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 381-394
- https://doi.org/10.1109/micro.2007.41
Abstract
Modern chip multiprocessors (CMPs) are designed to exploit both instruction-level parallelism (ILP) within processors and thread-level parallelism (TLP) within and across processors. However, the number of processors and the granularity of each processor are fixed at design time. This paper evaluates a flexible architectural approach, called composable lightweight processors (or CLPs), that allows simple, low-power cores to be aggregated together dynamically, forming larger, more powerful single-threaded processors without changing the application binary. We evaluate one such design with 32 cores called TFlex, which can be configured as 32 dual-issue processors, or as a single 64-wide issue processor, or as any point in between. Use of an explicit data graph execution (EDGE) ISA enables the system to be fully composable, with no monolithic structures spanning the cores. Simulation results show that CLPs achieve an average performance boost of 42%, an average area-efficiency of 3.4x, and an average power-efficiency of 2x over a fixed architecture on a spectrum of single-threaded applications. Results also show that CLPs outperform a spectrum of fixed CMP architectures on a set of multitasking workloads.Keywords
This publication has 30 references indexed in Scilit:
- Core fusionPublished by Association for Computing Machinery (ACM) ,2007
- Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread ApplicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Niagara: A 32-Way Multithreaded Sparc ProcessorIEEE Micro, 2005
- WaveScalarPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Multiscalar processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An adaptive, non-uniform cache structure for wire-delay dominated on-chip cachesPublished by Association for Computing Machinery (ACM) ,2002
- Symbiotic jobscheduling for a simultaneous multithreaded processorPublished by Association for Computing Machinery (ACM) ,2000
- The Stanford Hydra CMPIEEE Micro, 2000
- The Alpha 21264 microprocessorIEEE Micro, 1999
- Baring it all to software: Raw machinesComputer, 1997