Hybrid cache architecture with disparate memory technologies
- 20 June 2009
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM)
- Vol. 37 (3), 34-45
- https://doi.org/10.1145/1555754.1555761
Abstract
No abstract availableKeywords
This publication has 20 references indexed in Scilit:
- A multi-level comparative performance characterization of SPECjbb2005 versus SPECjbb2000Published by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Design space exploration for 3D architecturesACM Journal on Emerging Technologies in Computing Systems, 2006
- Managing Wire Delay in Large Chip-Multiprocessor CachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Demystifying 3D ICs: The Pros and Cons of Going VerticalIEEE Design & Test of Computers, 2005
- A NUCA substrate for flexible CMP cache sharingPublished by Association for Computing Machinery (ACM) ,2005
- Bridging the Processor-Memory Performance Gapwith 3D IC TechnologyIEEE Design & Test of Computers, 2005
- Optimizing Replication, Communication, and Capacity Allocation in CMPsACM SIGARCH Computer Architecture News, 2005
- MamboACM SIGMETRICS Performance Evaluation Review, 2004
- An adaptive, non-uniform cache structure for wire-delay dominated on-chip cachesPublished by Association for Computing Machinery (ACM) ,2002
- Drowsy cachesACM SIGARCH Computer Architecture News, 2002