Coding for system-on-chip networks: a unified framework
- 27 June 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 13 (6), 655-667
- https://doi.org/10.1109/tvlsi.2005.848816
Abstract
Global buses in deep-submicron (DSM) system-on-chip designs consume significant amounts of power, have large propagation delays, and are susceptible to errors due to DSM noise. Coding schemes exist that tackle these problems individually. In this paper, we present a coding framework derived from a communication-theoretic view of a DSM bus to jointly address power, delay, and reliability. In this framework, the data is first passed through a nonlinear source coder that reduces self and coupling transition activity and imposes a constraint on the peak coupling transitions on the bus. Next, a linear error control coder adds redundancy to enable error detection and correction. The framework is employed to efficiently combine existing codes and to derive novel codes that span a wide range of tradeoffs between bus delay, codec latency, power, area, and reliability. Using simulation results in 0.13-/spl mu/m CMOS technology, we show that coding is a better alternative to repeater insertion for delay reduction as it reduces power dissipation at the same time. For a 10-mm 4-bit bus, we show that a bus employing the proposed codes achieves up to 2.17/spl times/ speed-up and 33% energy savings over a bus employing Hamming code. For a 10-mm 32-bit bus, we show that 1.7/spl times/ speed-up and 27% reduction in energy are achievable over an uncoded bus by employing low-swing signaling without any loss in reliability.Keywords
This publication has 16 references indexed in Scilit:
- Design-space exploration of power-aware on/off interconnection networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Area and energy-efficient crosstalk avoidance codes for on-chip busesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Reducing cross-coupling among interconnect wires in deep-submicron datapath designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Noise in deep submicron digital designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Networks on chips: a new SoC paradigmComputer, 2002
- Analytical modeling and characterization of deep-submicrometer interconnectProceedings of the IEEE, 2001
- The challenge of signal integrity in deep-submicrometer CMOS technologyProceedings of the IEEE, 2001
- Low-swing on-chip signaling techniques: effectiveness and robustnessIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
- A coding framework for low-power address and data bussesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1999
- Bus-invert coding for low-power I/OIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995