Low-swing on-chip signaling techniques: effectiveness and robustness
Top Cited Papers
- 1 June 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 8 (3), 264-272
- https://doi.org/10.1109/92.845893
Abstract
This paper reviews a number of low-swing on-chip interconnect schemes and presents a thorough analysis of their effectiveness and limitations, especially on energy efficiency and signal integrity. In addition, several new interface circuits presenting even more energy savings and better reliability are proposed. Some of these circuits not only reduce the interconnect swing, but also use very low supply voltages so as to obtain quadratic energy savings. The performance of each of the presented circuits is thoroughly examined using simulation on a benchmark interconnect circuit. Significant energy savings up to a factor of six have been observed.Keywords
This publication has 10 references indexed in Scilit:
- A CMOS low-voltage-swing transmission-line transceiverPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A novel reduced swing CMOS bus interface circuit for high speed low power VLSI systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-swing interconnect interface circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Working-zone encoding for reducing the energy in microprocessor address busesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1998
- Digital Systems EngineeringPublished by Cambridge University Press (CUP) ,1998
- Data-dependent logic swing internal bus architecture for ultralow-power LSI'sIEEE Journal of Solid-State Circuits, 1995
- An asymptotically zero power charge-recycling bus architecture for battery-operated ultrahigh data rate ULSI'sIEEE Journal of Solid-State Circuits, 1995
- Bus-invert coding for low-power I/OIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995
- Power consumption estimation in CMOS VLSI chipsIEEE Journal of Solid-State Circuits, 1994
- Sub-1-V swing internal bus architecture for future low-power ULSIsIEEE Journal of Solid-State Circuits, 1993