A 1.2 V 8 Gb 8-Channel 128 GB/s High-Bandwidth Memory (HBM) Stacked DRAM With Effective I/O Test Circuits
- 14 October 2014
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 50 (1), 191-203
- https://doi.org/10.1109/jssc.2014.2360379
Abstract
Motivated by a graphics memory system that achieves multiplied bandwidth by the number of memories per system, HBM DRAM adopts a brand new architecture, with many technical changes and challenges. The first main change in the architecture is the stacked memory structure with TSV array, which has independent bandwidth per slice. The second is semi-independent row, column command interface, which enhances effective performance. For supporting high bandwidth, this chip has fine pitch microbump interface. Methods for testing microbump are explained. 8 Gb stacked HBM is fabricated with chip-on-wafer process and tested with high-frequency wafer probing. Using chip-on-wafer test results, 128 GB/s at 1.2 V supply voltage is achieved.Keywords
This publication has 14 references indexed in Scilit:
- Thermal and mechanical design and analysis of 3D IC interposer with double-sided active chipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- A 100GB/s wide I/O with 4096b TSVs through an active silicon interposer with in-place waveform capturingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- Advancing high performance heterogeneous integration through die stackingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- Hybrid memory cube new DRAM architecture increases density and performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- A 1.2 V 12.8 GB/s 2 Gb Mobile Wide-I/O DRAM With 4 $\times$ 128 I/Os Using TSV Based StackingIEEE Journal of Solid-State Circuits, 2011
- A 7 Gb/s/pin 1 Gbit GDDR5 SDRAM With 2.5 ns Bank to Bank Active Time and No Bank Group RestrictionIEEE Journal of Solid-State Circuits, 2010
- 8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via TechnologyIEEE Journal of Solid-State Circuits, 2009
- A 512 Mb Two-Channel Mobile DRAM (OneDRAM) With Shared Memory ArrayIEEE Journal of Solid-State Circuits, 2008
- Multi-Slew-Rate Output Driver and Optimized Impedance-Calibration Circuit for 66nm 3.0Gb/s/pin DRAM InterfaceIEEE International Solid-State Circuits Conference, 2008
- An 80 nm 4 Gb/s/pin 32 bit 512 Mb GDDR4 Graphics DRAM With Low Power and Low Noise Data Bus InversionIEEE Journal of Solid-State Circuits, 2008