Design and Analysis of Robust Tunneling FET SRAM
- 4 February 2013
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 60 (3), 1092-1098
- https://doi.org/10.1109/ted.2013.2239297
Abstract
With a steep subthreshold slope, tunneling FETs (TFETs) are promising candidates for ultralow-voltage operation compared with conventional MOSFETs. However, the delayed saturation characteristic and the broad soft transition region result in a large crossover region/current in an inverter, thus degrading the hold/read static noise margin (H/RSNM) of TFET SRAM cells. The write-ability and write static noise margin (WSNM) of TFET SRAM cells are constrained by the unidirectional conduction characteristics and large crossover contention of the write access transistor and the holding transistor. In this paper, we present a detailed analysis of TFET circuit switching/output characteristics/performance and the underlying physics. The stability/performance of several TFET SRAM cells are then analyzed/compared using atomistic technology computer-aided design mixed-mode simulations. Finally, a robust 7T driverless (DL) TFET SRAM cell is proposed. The proposed 7T DL TFET SRAM cell, with better output characteristics in single-gate mode, and decoupled read current path from cell storage node and push-pull write action with asymmetrical raised-cell-virtual-ground write-assist, provides a significant improvement in hold, read, and write stability and performance.Keywords
This publication has 12 references indexed in Scilit:
- Drain-Dependence of Tunnel Field-Effect Transistor Characteristics: The Role of the ChannelIEEE Transactions on Electron Devices, 2011
- Ultrathin body InAs tunneling field-effect transistors on Si substratesApplied Physics Letters, 2011
- Vertical Si-Nanowire $n$-Type Tunneling FETs With Low Subthreshold Swing ($\leq \hbox{50}\ \hbox{mV/decade}$ ) at Room TemperatureIEEE Electron Device Letters, 2011
- Performance Comparison of Silicon Steep Subthreshold FETsIEEE Transactions on Electron Devices, 2010
- Low power circuit design based on heterojunction tunneling transistors (HETTs)Published by Association for Computing Machinery (ACM) ,2009
- A Comparative Study of 6T and 4T SRAM Cells in Double-Gate CMOS with Statistical VariationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET TechnologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Modeling and Data for Thermal Conductivity of Ultrathin Single-Crystal SOI Layers at High TemperatureIEEE Transactions on Electron Devices, 2006
- Low-power embedded SRAM modules with expanded margins for writingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Stable SRAM cell design for the 32 nm node and beyondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005