Low power circuit design based on heterojunction tunneling transistors (HETTs)
- 19 August 2009
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM)
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- Performance Comparison Between p-i-n Tunneling Transistors and Conventional MOSFETsIEEE Transactions on Electron Devices, 2009
- Design of Tunneling Field-Effect Transistors Using Strained-Silicon/Strained-Germanium Type-II Staggered HeterojunctionsIEEE Electron Device Letters, 2008
- Compact HSPICE model for IMOS deviceElectronics Letters, 2008
- Impact of the dimensionality on the performance of tunneling FETs: Bulk versus one-dimensional devicesSolid-State Electronics, 2007
- I-MOS Transistor With an Elevated Silicon–Germanium Impact-Ionization Region for Bandgap EngineeringIEEE Electron Device Letters, 2006
- Analysis of super cut-off transistors for ultralow power digital logic circuitsPublished by Association for Computing Machinery (ACM) ,2006
- Theoretical and practical limits of dynamic voltage scalingPublished by Association for Computing Machinery (ACM) ,2004
- Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloysJournal of Applied Physics, 1996
- Electronic-band parameters in strained alloys on substratesPhysical Review B, 1993
- Static-noise margin analysis of MOS SRAM cellsIEEE Journal of Solid-State Circuits, 1987