HotGauge: A Methodology for Characterizing Advanced Hotspots in Modern and Next Generation Processors
- 1 November 2021
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
On-chip thermal hotspots are becoming one of the primary design concerns for next generation processors. Industry chip design trends coupled with post-Dennard power density scaling has led to a stark increase in localized and application-dependent hotspots. These “advanced” hotspots cause a variety of adverse effects if untreated, ranging from dramatic performance loss, incorrect circuit operation, and reduced device lifespan. In the past, hotspots could be addressed with physical cooling systems and EDA tools; however, the severity of advanced hotspots is prohibitively high for conventional thermal regulation techniques alone. Fine-grained, architecture-level techniques are needed. To develop these new techniques, the architecture community needs the methods and metrics for simulating and characterizing advanced hotspots. This work presents a novel hotspot characterization methodology for modern and next generation processors which we have coined, HotGauge. HotGauge includes new methods and metrics to enable architects to build hotspot mitigation techniques of the future. To demonstrate the utility of HotGauge, we present a case study in which we characterize the hotspot behavior in a modern 7nm high-performance client CPU. We observe an average Time-until-hotspot (TUH) that is 2× shorter than in its 14nm cousin for many SPEC2006 benchmarks, and we observe TUH varies by up to 2 orders of magnitude between different benchmarks. The first hotspot arises after only 0.2 ms. We then use HotGauge to compare hotspot severity across different floorplans, and we observe that floorplanning-based hotspot mitigation techniques like area scaling are inadequate. To enable the broader community to conduct architecture-level hotspot mitigation research, HotGauge, along with all models used in the case study in this work, is publicly available at https://github.com/TuftsCompArchLab/HotGaugeand https://doi.org/10.5281/zenodo.5523504.Keywords
This publication has 36 references indexed in Scilit:
- An Evaluation of High-Level Mechanistic Core ModelsACM Transactions on Architecture and Code Optimization, 2014
- SniperPublished by Association for Computing Machinery (ACM) ,2011
- Autonomous temperature control technique in VLSI circuits through logic replicationIET Computers & Digital Techniques, 2009
- SPEC CPU2006 benchmark descriptionsACM SIGARCH Computer Architecture News, 2006
- Thermoelectric Micro-Cooler for Hot-Spot Thermal ManagementPublished by ASME International ,2005
- Thermal analysis of ultra-thin body device scaling [SOI and FinFet devices]Published by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- The future of wiresProceedings of the IEEE, 2001
- Standard cell placement for even on-chip thermal distributionPublished by Association for Computing Machinery (ACM) ,1999
- Transient thermal management of portable electronics using heat storage and dynamic power dissipation controlIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part A, 1998
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974