Sniper
Top Cited Papers
- 12 November 2011
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM)
Abstract
Two major trends in high-performance computing, namely, larger numbers of cores and the growing size of on-chip cache memory, are creating significant challenges for evaluating the design space of future processor architectures. Fast and scalable simulations are therefore needed to allow for sufficient exploration of large multi-core systems within a limited simulation time budget. By bringing together accurate high-abstraction analytical models with fast parallel simulation, architects can trade off accuracy with simulation speed to allow for longer application runs, covering a larger portion of the hardware design space. Interval simulation provides this balance between detailed cycle-accurate simulation and one-IPC simulation, allowing long-running simulations to be modeled much faster than with detailed cycle-accurate simulation, while still providing the detail necessary to observe core-uncore interactions across the entire system. Validations against real hardware show average absolute errors within 25% for a variety of multi-threaded workloads; more than twice as accurate on average as one-IPC simulation. Further, we demonstrate scalable simulation speed of up to 2.0 MIPS when simulating a 16-core system on an 8-core SMP machine.Keywords
Funding Information
- Seventh Framework Programme (FP7/2007-2013)
- The Research Foundation - Flanders projects (G.0255.08G.0179.10)
- Universiteit Gent (01J1440701Z04109)
- European Research Council (259295)
This publication has 23 references indexed in Scilit:
- A mechanistic performance model for superscalar out-of-order processorsACM Transactions on Computer Systems, 2009
- Adaptive insertion policies for managing shared cachesPublished by Association for Computing Machinery (ACM) ,2008
- The PARSEC benchmark suitePublished by Association for Computing Machinery (ACM) ,2008
- PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural SimulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- LogTM: Log-based Transactional MemoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Multifacet's general execution-driven multiprocessor simulator (GEMS) toolsetACM SIGARCH Computer Architecture News, 2005
- PinPublished by Association for Computing Machinery (ACM) ,2005
- Automatically characterizing large scale program behaviorPublished by Association for Computing Machinery (ACM) ,2002
- The SPLASH-2 programsPublished by Association for Computing Machinery (ACM) ,1995
- Communications of the ACM, 1990