The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis
- 29 May 2009
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 18 (2), 173-183
- https://doi.org/10.1109/tvlsi.2008.2008810
Abstract
Negative-bias-temperature instability (NBTI) has become the primary limiting factor of circuit life time. In this paper, we develop a hierarchical framework for analyzing the impact of NBTI on the performance of logic circuits under various operation conditions, such as the supply voltage, temperature, and node switching activity. Given a circuit topology and input switching activity, we propose an efficient method to predict the degradation of circuit speed over a long period of time. The effectiveness of our method is comprehensively demonstrated with the International Symposium on Circuits and Systems (ISCAS) benchmarks and a 65-nm industrial design. Furthermore, we extract the following key design insights for reliable circuit design under NBTI effect, including: 1) During dynamic operation, NBTI-induced degradation is relatively insensitive to supply voltage, but strongly dependent on temperature; 2) There is an optimum supply voltage that leads to the minimum of circuit performance degradation; circuit degradation rate actually goes up if supply voltage is lower than the optimum value; 3) Circuit performance degradation due to NBTI is highly sensitive to input vectors. The difference in delay degradation is up to 5× for various static and dynamic operations. Finally, we examine the interaction between NBTI effect, and process and design uncertainty in realistic conditions.Keywords
This publication has 21 references indexed in Scilit:
- Simultaneous Extraction of Recoverable and Permanent Components Contributing to Bias-Temperature InstabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance2006 IEEE/ACM International Conference on Computer Aided Design, 2007
- Predictive Modeling of the NBTI Effect for Reliable DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- On the generation and recovery of interface traps in MOSFETs subjected to NBTI, FN, and HCI stressIEEE Transactions on Electron Devices, 2006
- Material dependence of hydrogen diffusion: implications for NBTI degradationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Modeling and minimization of PMOS NBTI effect for robust nanometer designPublished by Association for Computing Machinery (ACM) ,2006
- Impact of negative bias temperature instability on product parametric driftPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- NBTI reliability analysis for a 90 nm CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Investigation and Modeling of Interface and Bulk Trap Generation During Negative Bias Temperature Instability of p-MOSFETsIEEE Transactions on Electron Devices, 2004
- The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scalingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003