Early Propagation and Imbalanced Routing, How to Diminish in FPGAs
- 1 January 2014
- book chapter
- conference paper
- Published by Springer Science and Business Media LLC in Lecture Notes in Computer Science
Abstract
No abstract availableKeywords
This publication has 26 references indexed in Scilit:
- Automatic generation of identical routing pairs for FPGA implemented DPL logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- A Precharge-Absorbed DPL Logic for Reducing Early Propagation Effects on FPGA ImplementationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Generic Side-Channel Countermeasures for Reconfigurable DevicesLecture Notes in Computer Science, 2011
- Information Theoretic Evaluation of Side-Channel Resistant Logic StylesLecture Notes in Computer Science, 2007
- Dual-Rail Random Switching Logic: A Countermeasure to Reduce Side Channel LeakageLecture Notes in Computer Science, 2006
- An AES Smart Card Implementation Resistant to Power Analysis AttacksLecture Notes in Computer Science, 2006
- A Very Compact S-Box for AESLecture Notes in Computer Science, 2005
- The “Backend Duplication” MethodLecture Notes in Computer Science, 2005
- Successfully Attacking Masked AES Hardware ImplementationsLecture Notes in Computer Science, 2005
- Differential Power AnalysisLecture Notes in Computer Science, 1999