A Very Compact S-Box for AES
- 1 January 2005
- book chapter
- conference paper
- Published by Springer Science and Business Media LLC in Lecture Notes in Computer Science
- p. 441-455
- https://doi.org/10.1007/11545262_32
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- A Very Compact Rijndael S-boxPublished by Defense Technical Information Center (DTIC) ,2005
- A Systematic Evaluation of Compact Hardware Implementations for the Rijndael S-BoxLecture Notes in Computer Science, 2005
- A 10 Gbps full-AES crypto design with a twisted-BDD S-Box architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A fully pipelined memoryless 17.8 Gbps AES-128 encryptorPublished by Association for Computing Machinery (ACM) ,2003
- An Optimized S-Box Circuit Architecture for Low Power AES DesignLecture Notes in Computer Science, 2003
- Very Compact FPGA Implementation of the AES AlgorithmLecture Notes in Computer Science, 2003
- An ASIC Implementation of the AES SBoxesPublished by Springer Science and Business Media LLC ,2002
- A Compact Rijndael Hardware Architecture with S-Box OptimizationLecture Notes in Computer Science, 2001
- Efficient Rijndael Encryption Implementation with Composite Field ArithmeticLecture Notes in Computer Science, 2001