A 10-mA LDO With 16-nA IQ and Operating From 800-mV Supply
- 1 February 2020
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 55 (2), 404-413
- https://doi.org/10.1109/JSSC.2019.2948820
Abstract
A low-dropout (LDO) regulator with a quiescent current in the tens of nanoampere range and operating from 800-mV supply is proposed. A rail-to-rail buffer with zero input-output (I/O) voltage shift and based on the differential flipped voltage follower is used for combined gate and bulk driving of the output device. Therefore, bulk modulation with forward body bias is implemented without any additional amplifier. The proposed buffer is a crucial block for the sub-1-V supply and for limiting the contribution of the output device to the quiescent current. The error amplifier (EA) is adaptively biased with a bias shaper block, which implements a current limiting at high loads and a linear dependence on the output current at moderate loads. The feedback signal for the bias control is the output of the amplifier instead of the gate voltage of the pass device, thus combining a nanoampere bias at light load with the ability to follow a fast output current transient. Finally, a corner-tracking load is used to set the bias current of the output device to the minimum value at the target stability margin over the temperature and process parameters' space. The LDO was implemented in a 55-nm CMOS technology. The measured quiescent current is 16 nA with a minimum power supply rejection of 42.7 dB up to 50 kHz and a maximum load current of 10 mA. In order to compare the transient behavior of the state-of-the-art designs, a modified figure of merit is proposed, taking into account the penalty caused by the low supply.Keywords
This publication has 20 references indexed in Scilit:
- A Multi(bio)sensor Acquisition System With Integrated Processor, Power Management, $8 \times 8$ LED Drivers, and Simultaneously Synchronized ECG, BIO-Z, GSR, and Two PPG ReadoutsIEEE Journal of Solid-State Circuits, 2016
- A 312 ps response‐time LDO with enhanced super source follower in 28 nm CMOSElectronics Letters, 2016
- A Hybrid-Mode Operational Transconductance Amplifier for an Adaptively Biased Low Dropout RegulatorIEEE Transactions on Power Electronics, 2016
- Design and Analysis of an Adaptively Biased Low-Dropout Regulator Using Enhanced Current Mirror BufferIEEE Transactions on Power Electronics, 2015
- A low-dropout regulator with power supply rejection improvement by bandwidth-zero trackingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2014
- A 0.13-$\mu{\rm m}$ CMOS Low-Power Capacitor-Less LDO Regulator Using Bulk-Modulation TechniqueIEEE Transactions on Circuits and Systems I: Regular Papers, 2014
- Analysis and design of monolithic, high PSR, linear regulators for SoC applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Optimized frequency-shaping circuit topologies for LDOsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1998
- A low-voltage, low quiescent current, low drop-out regulatorIEEE Journal of Solid-State Circuits, 1998
- Partial positive feedback for gain enhancement of low-power CMOS otasAnalog Integrated Circuits and Signal Processing, 1995