Analysis and design of monolithic, high PSR, linear regulators for SoC applications
- 23 December 2004
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Low power voltage regulator for EPROM applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A low-voltage regulator circuit with self-bias to improve accuracyIEEE Journal of Solid-State Circuits, 2003
- Low-dropout on-chip voltage regulator for low-power circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A supply-noise-insensitive CMOS PLL with a voltage regulator using DC-DC capacitive converterIEEE Journal of Solid-State Circuits, 2001
- A precise on-chip voltage generator for a gigascale DRAM with a negative word-line schemeIEEE Journal of Solid-State Circuits, 1999
- Embedded 5 V-to-3.3 V voltage regulator for supplying digital IC's in 3.3 V CMOS technologyIEEE Journal of Solid-State Circuits, 1998
- A high-speed, low-power clock generator for a microprocessor applicationIEEE Journal of Solid-State Circuits, 1998
- A general relationship between amplifier parameters, and its application to PSRR improvementIEEE Transactions on Circuits and Systems, 1991
- Power supply rejection ratio in operational transconductance amplifiersIEEE Transactions on Circuits and Systems, 1990