High-speed VLSI architectures for the AES algorithm
Top Cited Papers
- 30 August 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 12 (9), 957-967
- https://doi.org/10.1109/tvlsi.2004.832943
Abstract
This paper presents novel high-speed architectures for the hardware implementation of the Advanced Encryption Standard (AES) algorithm. Unlike previous works which rely on look-up tables to implement the SubBytes and InvSubBytes transformations of the AES algorithm, the proposed design employs combinational logic only. As a direct consequence, the unbreakable delay incurred by look-up tables in the conventional approaches is eliminated, and the advantage of subpipelining can be further explored. Furthermore, composite field arithmetic is employed to reduce the area requirements, and different implementations for the inversion in subfield GF(2/sup 4/) are compared. In addition, an efficient key expansion architecture suitable for the subpipelined round units is also presented. Using the proposed architecture, a fully subpipelined encryptor with 7 substages in each round unit can achieve a throughput of 21.56 Gbps on a Xilinx XCV1000 e-8 bg560 device in non-feedback modes, which is faster and is 79% more efficient in terms of equivalent throughput/slice than the fastest previous FPGA implementation known to date.Keywords
This publication has 5 references indexed in Scilit:
- A fully pipelined memoryless 17.8 Gbps AES-128 encryptorPublished by Association for Computing Machinery (ACM) ,2003
- The design of a fast inverse module in AESPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Rijndael FPGA implementation utilizing look-up tablesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Implementation approaches for the Advanced Encryption Standard algorithmIEEE Circuits and Systems Magazine, 2002
- An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalistsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001