Time-to-digital converter for RF frequency synthesis in 90 nm CMOS
- 10 August 2005
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- All-digital PLL and GSM/edge transmitter in 90nm CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS processPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- TDC-based frequency synthesizer for wireless applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A high-precision time-to-digital converter using a two-level conversion schemeIEEE Transactions on Nuclear Science, 2004
- A New DLL-Based Approach for All-Digital Multiphase Clock GenerationIEEE Journal of Solid-State Circuits, 2004
- An 11-bit High-Resolution and Adjustable-Range CMOS Time-to-Digital Converter for Space Science InstrumentsIEEE Journal of Solid-State Circuits, 2004
- Improved sense-amplifier-based flip-flop: design and measurementsIEEE Journal of Solid-State Circuits, 2000
- A high-resolution CMOS time-to-digital converter utilizing a Vernier delay lineIEEE Journal of Solid-State Circuits, 2000