A device life cycle analysis of the WSI associative string processor
- 1 August 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B
- Vol. 18 (3), 406-415
- https://doi.org/10.1109/96.404096
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- The development of the WASP 3 processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A defect and fault tolerant interconnection network strategy for WASP devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The effect of defect clustering on WASP device yieldsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- WSI interconnect issues: practical experience gained on the WASP projectPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The WASP demonstrator programme: the engineering of a wafer-scale systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An evaluation of defect and fault tolerant signal routing strategies for WASP devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Dynamic fault-tree models for fault-tolerant computer systemsIEEE Transactions on Reliability, 1992
- Associative massively parallel computersProceedings of the IEEE, 1991
- Modeling the Effect of Redundancy on Yield and Performance of VLSI SystemsIEEE Transactions on Computers, 1987
- Integrated circuit yield statisticsProceedings of the IEEE, 1983