Dynamic fault-tree models for fault-tolerant computer systems
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Reliability
- Vol. 41 (3), 363-377
- https://doi.org/10.1109/24.159800
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- A proposal for a fault-tolerant binary hypercube architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hyperswitch network for the hypercube computerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fault tolerant parallel processor architecture overviewPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fault trees and sequence dependenciesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A non-homogeneous Markov model for phased-mission reliability analysisIEEE Transactions on Reliability, 1989
- Reliability analysis of parallel processing systemsPublished by American Institute of Aeronautics and Astronautics (AIAA) ,1988
- Analysis of Typical Fault-Tolerant Architectures using HARPIEEE Transactions on Reliability, 1987
- The hybrid automated reliability predictorJournal of Guidance, Control, and Dynamics, 1986
- Boolean Difference Techniques for Time-Sequence and Common-Cause Analysis of Fault-TreesIEEE Transactions on Reliability, 1984
- On the Quantitative Analysis of Priority-AND Failure LogicIEEE Transactions on Reliability, 1976