Spintronic threshold logic array (STLA) - a compact, low leakage, non-volatile gate array architecture
- 4 July 2012
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM) in Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures - NANOARCH '12
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- Compact Modeling of Perpendicular-Anisotropy CoFeB/MgO Magnetic Tunnel JunctionsIEEE Transactions on Electron Devices, 2012
- A High-Reliability, Low-Power Magnetic Full AdderIEEE Transactions on Magnetics, 2011
- Spin-Transfer Torque MRAMs for Low Power Memories: Perspective and ProspectiveIEEE Sensors Journal, 2011
- Spintronic logic gates for spintronic data using magnetic tunnel junctionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Low voltage comparator for high speed ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture PerspectiveIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009
- VLSI implementations of threshold logic- a comprehensive surveyIEEE Transactions on Neural Networks, 2003
- A full adder implementation using SET based linear threshold gatesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Quantum-dot cellular automata: an architecture for molecular computingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Resonant tunneling diodes: models and propertiesProceedings of the IEEE, 1998