Transactional Memory: An Overview
- 20 August 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 27 (3), 8-29
- https://doi.org/10.1109/mm.2007.63
Abstract
Writing applications that benefit from the massive computational power of future multicore chip multiprocessors will not be an easy task for mainstream programmers accustomed to sequential algorithms rather than parallel ones. This article presents a survey of transactional memory, a mechanism that promises to enable scalable performance while freeing programmers from some of the burden of modifying their parallel code.Keywords
This publication has 20 references indexed in Scilit:
- Architectural Support for Software Transactional Memory40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007), 2006
- Hybrid transactional memoryPublished by Association for Computing Machinery (ACM) ,2006
- Hybrid transactional memoryPublished by Association for Computing Machinery (ACM) ,2006
- LogTM: Log-based Transactional MemoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Transactional Memory: Architectural Support For Lock-free Data StructuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Kilo-Instruction Processors: Overcoming the Memory WallIEEE Micro, 2005
- Transactional memory coherence and consistencyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Implementing kilo-instruction multiprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Speculative synchronizationPublished by Association for Computing Machinery (ACM) ,2002
- Apologizing versus asking permission: optimistic concurrency control for abstract data typesACM Transactions on Database Systems, 1990