A partially-adiabatic energy-efficient logic family as a power analysis attack countermeasure
- 1 November 2013
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2013 Asilomar Conference on Signals, Systems and Computers
- p. 1125-1129
- https://doi.org/10.1109/acssc.2013.6810469
Abstract
Power analysis can be used to infer the types of computations a computer system performs as well as the information being processed. In environments where it is essential that this information be kept secure, methods that make this information difficult to determine are of value. A partially-adiabatic technology is studied for its ability to obscure the information being processed in the circuit. In this initial study, an analysis of an AND/NAND gate is performed using input decoupled partially-adiabatic logic (IDPAL) circuits. The technology reduces peak current in this circuit by almost a factor of four and has lower variation of peak current between inputs. These key features of the circuit suggest increased security as a result of increasing the difficulty for determining the circuit's workings.Keywords
This publication has 4 references indexed in Scilit:
- Resistance against power analysis attacks on adiabatic dynamic and adiabatic differential logics for smart cardPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- A logic level design methodology for a secure DPA resistant ASIC or FPGA implementationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Clocked CMOS adiabatic logic with integrated single-phase power-clock supplyIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
- 2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuitsPublished by Association for Computing Machinery (ACM) ,1995