Double-Data-Rate Computation as a Countermeasure against Fault Analysis
Top Cited Papers
- 22 August 2008
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in International Conference on Acoustics, Speech, and Signal Processing (ICASSP)
- Vol. 57 (11), 1528-1539
- https://doi.org/10.1109/tc.2008.149
Abstract
Differential Fault Analysis (DFA) is one of the most powerful techniques to attack cryptosystems. Several countermeasures have been proposed, which are based either on information or temporal redundancy. In this work, we propose a novel approach based on a Double-Data-Rate (DDR) computation template. A few sample architectures have been implemented: they are compared to other existing architectures and countermeasures, and a thorough dependability analysis is given.Keywords
This publication has 21 references indexed in Scilit:
- An Area Optimized Reconfigurable Encryptor for AES-RijndaelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A Flexible SoPC-based Fault Injection EnvironmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- AES-Based Security Coprocessor IC in 0.18-$muhbox m$CMOS With Resistance to Differential Power Analysis Side-Channel AttacksIEEE Journal of Solid-State Circuits, 2006
- High-security asynchronous circuit implementation of AESIEE Proceedings - Computers and Digital Techniques, 2006
- Elliptic Curve Cryptosystems in the Presence of Permanent and Transient FaultsDesigns, Codes and Cryptography, 2005
- AES implementation on a grain of sandIEE Proceedings - Information Security, 2005
- Differential Fault Analysis Attack Resistant Architectures for the Advanced Encryption StandardPublished by Springer Science and Business Media LLC ,2004
- Design and performance testing of a 2.29-GB/s rijndael processorIEEE Journal of Solid-State Circuits, 2003
- Concurrent off-phase built-in self-test of dormant logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2002