An Ultra Low Energy 12-bit Rate-Resolution Scalable SAR ADC for Wireless Sensor Nodes
Top Cited Papers
- 29 May 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 42 (6), 1196-1205
- https://doi.org/10.1109/jssc.2007.897157
Abstract
A resolution-rate scalable ADC for micro-sensor networks is described. Based on the successive approximation register (SAR) architecture, this ADC has two resolution modes: 12 bit and 8 bit, and its sampling rate is scalable, at a constant figure-of-merit, from 0-100 kS/s and 0-200 kS/s, respectively. At the highest performance point (i.e., 12 bit, 100 kS/s), the entire ADC (including digital, analog, and reference power) consumes 25 muW from a 1-V supply. The ADC's CMRR is enhanced by common-mode independent sampling and passive auto-zero reference generation. The efficiency of the comparator is improved by an analog offset calibrating latch, and the preamplifier settling time is relaxed by self-timing the bit-decisions. Prototyped in a 0.18-mum, 5M2P CMOS process, the ADC, at 12 bit, 100 kS/s, achieves a Nyquist SNDR of 65 dB (10.55 ENOB) and an SFDR of 71 dB. Its INL and DNL are 0.68 LSB and 0.66 LSB, respectivelyKeywords
This publication has 9 references indexed in Scilit:
- A 50MS/s (35mW) to 1ks/s (15μW) power scaleable 10b pipelined ADC with minimal bias current variationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Wireless sensor networks: a surveyComputer Networks, 2002
- A low-power reconfigurable analog-to-digital converterIEEE Journal of Solid-State Circuits, 2001
- 12-bit low-power fully differential switched capacitor noncalibrating successive approximation ADC with 1 MS/sIEEE Journal of Solid-State Circuits, 2001
- Next century challengesPublished by Association for Computing Machinery (ACM) ,1999
- An 8-bit 200-MHz BiCMOS comparatorIEEE Journal of Solid-State Circuits, 1990
- A 100-MHz pipelined CMOS comparatorIEEE Journal of Solid-State Circuits, 1988
- Full-speed testing of A/D convertersIEEE Journal of Solid-State Circuits, 1984
- All-MOS charge redistribution analog-to-digital conversion techniques. IIEEE Journal of Solid-State Circuits, 1975