A Novel High Frequency Low Voltage Low Power Current Mode Analog to Digital Converter Pipeline
- 1 December 2019
- journal article
- research article
- Published by American Scientific Publishers in Journal of Low Power Electronics
- Vol. 15 (4), 368-378
- https://doi.org/10.1166/jolpe.2019.1621
Abstract
This paper introduces a novel structure for the realization of a low voltage, low power current-mode analog to the digital converter (ADC) pipeline (12 bits). The proposed structure of the ADC is based on a novel design of a current comparator and Digital to Analog Converter (DAC) structure. This modification allows us to reach a higher speed, lower voltage, and lower power dissipation. ELDO simulators using 0.18 μm, CMOS and TSMC parameters are performed to confirm the workability of this architecture. The proposed ADC is powered with a 1 V supply voltage. It is characterized by wide conversion frequency (350 MHz) and low power consumption that is 2.76 mW.Keywords
This publication has 18 references indexed in Scilit:
- An 8-bit parallel DAC with segmented architectureJournal of Communications Technology and Electronics, 2017
- Design and analysis of codes with distance 4 and 6 minimizing the probability of decoder errorJournal of Communications Technology and Electronics, 2016
- A Low Power Reconfigurable Encoder for Flash ADCsProcedia Technology, 2016
- A 10-bit current-steering CMOS digital to analog converterAEU - International Journal of Electronics and Communications, 2015
- Low power 9-bit pipelined A/D and 8-bit self-calibrated D/A converters for a DSP systemBulletin of the Polish Academy of Sciences Technical Sciences, 2013
- An 8-bit current-steering digital to analog converterAEU - International Journal of Electronics and Communications, 2012
- An 8-bit 19 MS/s low-power 0.35 μm CMOS pipelined ADC for DVB-HIntegration, 2012
- Differential current conveyor based current comparatorAEU - International Journal of Electronics and Communications, 2011
- A 12b 50 MS/s 21.6 mW 0.18 $\mu$m CMOS ADC Maximally Sharing Capacitors and Op-AmpsIEEE Transactions on Circuits and Systems I: Regular Papers, 2011
- Design and implementation of an 11-bit non-linear interpolation DACInternational Journal of Electronics, 2008