Fabrication of High-Mobility Si0.7Ge0.3 Channel FinFET for Optimization of Device Electrical Performance
- 1 July 2021
- journal article
- research article
- Published by The Electrochemical Society in ECS Journal of Solid State Science and Technology
- Vol. 10 (7), 075001
- https://doi.org/10.1149/2162-8777/ac0f12
Abstract
The fabrication process and electrical performance optimization of a high-mobility Si0.7Ge0.3 channel FinFET device were systematically explored. A high-quality of Si0.7Ge0.3 fin formation on Si substrates with shallow trench isolation-last (STI-last) scheme was first realized by a direct fin patterning and low-temperature STI annealing just after a blanket Si0.7Ge0.3 film growth on Si substrate. To solve the process compatibility issue of the Si0.7Ge0.3 fin, a new spacer etching process with CH3F/CF4-based plasma was developed because the existing spacer etching process is only appropriate for the Si fin and causes serious loss of the Si0.7Ge0.3 fin due to its low selectivity. Moreover, rapid thermal annealing at 850 degrees C for 30 s was chosen as the optimal source/drain (dopant activation process to maintain the thermal stability of the Si0.7Ge0.3 fin. In-situ O-3 passivation, Al2O3/HfO2 bi-layer gate dielectric, and an extra ground-plane doping implantation were identified as key factors for improving the electrical performance of the Si0.7Ge0.3 channel FinFET device. Finally, a Si0.7Ge0.3 channel FinFET device with a subthrehold swing of 87 mV dec(-1) and an I-on/I-off ratio of 4e(5) was fabricated successfully using the proposed processes.Keywords
Funding Information
- CAS Pioneer Hundred Talents Program (NA)
- Foundation of President of the Institute of Microelectronics, Chinese Academy of Sciences (NA)
- Natural Science Foundation of Beijing Municipality (4202078)
- National Key Project of Science and Technology of China (2017ZX02315001-002)
- Education Reform Project of Beijing Information Science and Technology University (2020JGYB41)
This publication has 11 references indexed in Scilit:
- Investigate on the Mechanism of HfO2/Si0.7Ge0.3 Interface Passivation Based on Low-Temperature Ozone Oxidation and Si-Cap MethodsNanomaterials, 2021
- Investigation on thermal stability of Si0.7Ge0.3/Si stacked multilayer for gate-all-around MOSFETSSemiconductor Science and Technology, 2020
- High crystalline quality of SiGe fin fabrication with Si-rich composition area using replacement fin processing*Chinese Physics B, 2020
- Understanding the mechanisms impacting the interface states of ozone-treated high-k/SiGe interfacesSemiconductor Science and Technology, 2020
- Fabrication technique of the Si0.5Ge0.5 Fin for the high mobility channel FinFET deviceSemiconductor Science and Technology, 2020
- Etch Control and SiGe Surface Composition Modulation by Low Temperature Plasma Process for Si/SiGe Dual Channel Fin ApplicationIEEE Journal of the Electron Devices Society, 2019
- Process optimization of the Si0.7Ge0.3 Fin Formation for the STI first schemeSemiconductor Science and Technology, 2019
- High Mobility High-Ge-Content SiGe PMOSFETs Using Al2O3/HfO2 Stacks With In-Situ O3 TreatmentIEEE Electron Device Letters, 2017
- SiGe Channel Technology: Superior Reliability Toward Ultrathin EOT Devices—Part I: NBTIIEEE Transactions on Electron Devices, 2012
- Studies of the reactive ion etching of SiGe alloysJournal of Vacuum Science & Technology A, 1991