A 25-Gb/s 5-mW CMOS CDR/Deserializer
- 22 January 2013
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 48 (3), 684-697
- https://doi.org/10.1109/jssc.2013.2237692
Abstract
The demand for higher data rates in serial links has exacerbated the problem of power consumption, motivating extensive work on receiver and transmitter building blocks. This paper presents a half-rate clock and data recovery circuit and a deserializer that employ charge-steering logic to reduce the power consumption. Realized in 65-nm technology, the overall circuit draws 5 mW from a 1-V supply, producing a clock with an rms jitter of 1.5 ps and a jitter tolerance of 0.5 UIpp at 5 MHz jitter frequency.Keywords
This publication has 15 references indexed in Scilit:
- Low-Power CMOS Equalizer Design for 20-Gb/s SystemsIEEE Journal of Solid-State Circuits, 2011
- A 2$\,\times\,$25-Gb/s Receiver With 2:5 DMUX for 100-Gb/s EthernetIEEE Journal of Solid-State Circuits, 2010
- Class-C Harmonic CMOS VCOs, With a General Result on Phase NoiseIEEE Journal of Solid-State Circuits, 2008
- A 25-Gb/s CDR in 90-nm CMOS for High-Density InterconnectsIEEE Journal of Solid-State Circuits, 2006
- A study of phase noise in colpitts and LC-tank CMOS oscillatorsIEEE Journal of Solid-State Circuits, 2005
- Circuits and technology for Digital's StrongARM and ALPHA microprocessors [CMOS technology]Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detectorIEEE Journal of Solid-State Circuits, 2001
- An 8-bit 150-MHz CMOS A/D converterIEEE Journal of Solid-State Circuits, 2000
- Design techniques for low-voltage high-speed digital bipolar circuitsIEEE Journal of Solid-State Circuits, 1994
- A self correcting clock recovery curcuitJournal of Lightwave Technology, 1985