A differential design for C-elements and NCL gates
- 1 August 2010
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper demonstrates the performance, area and supply voltage scaling advantages of a Differential Cascode Voltage-Switch Logic (DCVSL)-like design over previous methods for designing C-elements. The DCVSL-like method is then applied to the design of arbitrary NULL Convention Logic (NCL) gates, which have hysteresis state-holding capability.Keywords
This publication has 8 references indexed in Scilit:
- NULL Convention Logic/sup TM/: a complete and consistent logic for asynchronous digital circuit synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CMOS circuit design of threshold gates with hysteresisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Delay-insensitive gate-level pipeliningIntegration, 2001
- Modeling and comparing CMOS implementations of the C-elementIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1998
- A design of a fast and area efficient multi-input Muller C-elementIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- Beware the isochronic forkIntegration, 1992
- MicropipelinesCommunications of the ACM, 1989
- Cascode voltage switch logic: A differential CMOS logic familyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984