Dynamically Scheduled High-level Synthesis
Top Cited Papers
- 15 February 2018
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 127-136
- https://doi.org/10.1145/3174243.3174264
Abstract
No abstract availableKeywords
This publication has 27 references indexed in Scilit:
- RTL Synthesis: From Logic Synthesis to Automatic PipeliningProceedings of the IEEE, 2015
- Offline Synthesis of Online Dependence Testing: Parametric Loop Pipelining for HLSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- Runtime dependency analysis for loop pipelining in high-level synthesisPublished by Association for Computing Machinery (ACM) ,2013
- Elastic CGRAsPublished by Association for Computing Machinery (ACM) ,2013
- CHiMPSPublished by Association for Computing Machinery (ACM) ,2008
- Synthesis of synchronous elastic architecturesPublished by Association for Computing Machinery (ACM) ,2006
- Balsa: An Asynchronous Hardware Synthesis LanguageThe Computer Journal, 2002
- Theory of latency-insensitive designIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001
- Petri nets: Properties, analysis and applicationsProceedings of the IEEE, 1989
- Software pipelining: an effective scheduling technique for VLIW machinesPublished by Association for Computing Machinery (ACM) ,1988