Energy parsimonious circuit design through probabilistic pruning
- 1 March 2011
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Inexact Circuits or circuits in which the accuracy of the output can be traded for energy or delay savings, have been receiving increasing attention of late due to invariable inaccuracies in designs as Moore's law approaches the low nanometer range, and a concomitant growing desire for ultra low energy systems. In this paper, we present a novel design-level technique called probabilistic pruning to realize inexact circuits. Unlike the previous techniques in literature which relied mostly on some form of scaling of operational parameters such as the supply voltage (Vdd) to achieve energy and accuracy tradeoffs, our technique uses pruning of portions of circuits having a lower probability of being active, as the basis for performing architectural modifications resulting in significant savings in energy, delay and area. Our approach yields more savings when compared to any of the conventional voltage scaling schemes, for similar error values. Extensive simulations using this pruning technique in a novel logic synthesis based CAD framework on various architectures of 64-bit adders demonstrate that normalized gains as great as 2X-7.5X in the Energy-Delay-Area product can be obtained, with a relative error percentage as low as 10-6% up to 10%, when compared to corresponding conventionally correct designs.Keywords
This publication has 11 references indexed in Scilit:
- Scalable stochastic processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Highly energy and performance efficient embedded computing through approximately correct arithmeticPublished by Association for Computing Machinery (ACM) ,2008
- The missing memristor foundNature, 2008
- Process Variation Tolerant Low Power DCT ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Impact of Supply Voltage Variations on Full Adder Delay: Analysis and ComparisonIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006
- Ultra-Efficient (Embedded) SOC Architectures based on Probabilistic CMOS (PCMOS) TechnologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and DegradationIEEE Micro, 2005
- Energy aware algorithm design via probabilistic computingPublished by Association for Computing Machinery (ACM) ,2003
- Analysis of Carry Propagation in Addition: An Elementary ApproachJournal of Algorithms, 2002
- Probabilistic Analysis of Partitioning Algorithms for the Traveling-Salesman Problem in the PlaneMathematics of Operations Research, 1977