Implementation of Static and Semi-Static Versions of a Bit-Wise Pipelined Dual-Rail NCL 2S Complement Multiplier
- 1 April 2007
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper focuses on implementing a 2 s complement 8×8 dual-rail bit-wise pipelined multiplier using the asynchronous NULL Convention Logic (NCL) paradigm. The design utilizes a Wallace tree for partial product summation, and is implemented and simulated in VHDL, the transistor level, and the physical level, using a 1.8V 0.18μm TSMC CMOS process. The multiplier is realized using both static and semi-static versions of the NCL gates; and these two implementations are compared in terms of area, power, and speed.Keywords
This publication has 5 references indexed in Scilit:
- Development of a large word-width high-speed asynchronous multiply and accumulate unitIntegration, 2005
- Optimization of NULL convention self-timed circuitsIntegration, 2004
- NULL Convention Logic/sup TM/: a complete and consistent logic for asynchronous digital circuit synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CMOS circuit design of threshold gates with hysteresisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Delay-insensitive gate-level pipeliningIntegration, 2001