High-Performance QR Decomposition for FPGAs
- 15 February 2018
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 183-188
- https://doi.org/10.1145/3174243.3174273
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- QR decomposition architecture using the iteration look‐ahead modified Gram–Schmidt algorithmIET Circuits, Devices & Systems, 2016
- High-Throughput FPGA Implementation of QR DecompositionIEEE Transactions on Circuits and Systems II: Express Briefs, 2015
- Soft error resilient QR factorization for hybrid system with GPGPUPublished by Association for Computing Machinery (ACM) ,2011
- Floating point STAP implementation on FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Iterative $QR$ Decomposition Architecture Using the Modified Gram–Schmidt Algorithm for MIMO SystemsIEEE Transactions on Circuits and Systems I: Regular Papers, 2010
- A truly two-dimensional systolic array FPGA implementation of QR decompositionACM Transactions on Embedded Computing Systems, 2009
- QR decomposition on GPUsPublished by Association for Computing Machinery (ACM) ,2009