Efficient mapping and voltage islanding technique for energy minimization in NoC under design constraints
- 22 March 2010
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 535-541
- https://doi.org/10.1145/1774088.1774197
Abstract
Voltage islanding technique in Network-on-Chip (NoC) can significantly reduce the computational energy consumption by scaling down the voltage levels of the processing elements (PEs). This reduction in energy consumption comes at the cost of the energy consumption of the level shifters between voltage islands. Moreover, from physical design perspective it is desirable to have a limited number of voltage islands. Considering voltage islanding during mapping of the PEs to the NoC routers can significantly reduce both the computational and the level-shifter energy consumptions and the communication energy consumption on the NoC links. In this paper, we formulate the problem as an optimization problem with an objective of minimizing the overall energy consumption constrained by the performance in terms of delay and the maximum number of voltage islands. We provide the optimal solution to our problem using Mixed Integer Linear Program (MILP) formulation. We also propose a heuristic based on random greedy selection to solve the problem. Experimental results using E3S benchmark applications and some real applications show that the heuristic finds near-optimal solution in almost all cases in a very small fraction of the time required to achieve the optimal solution.Keywords
This publication has 14 references indexed in Scilit:
- Application-Driven Voltage-Island Partitioning for Low-Power System-on-Chip DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009
- Voltage Island Generation under Performance Requirement for SoC DesignsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Temperature-aware voltage islands architecting in system-on-chip designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Linear-programming-based techniques for synthesis of network-on-chip architecturesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006
- Voltage island aware floorplanning for power and timing optimization2006 IEEE/ACM International Conference on Computer Aided Design, 2006
- On-chip power distribution grids with multiple supply voltages for high performance integrated circuitsPublished by Association for Computing Machinery (ACM) ,2005
- Architecting voltage islands in core-based system-on-a-chip designsPublished by Association for Computing Machinery (ACM) ,2004
- Energy-aware mapping for tile-based NoC architectures under performance constraintsPublished by Association for Computing Machinery (ACM) ,2003
- Route packets, net wiresPublished by Association for Computing Machinery (ACM) ,2001
- Design issues for dynamic voltage scalingPublished by Association for Computing Machinery (ACM) ,2000