Security Verification via Automatic Hardware-Aware Exploit Synthesis: The CheckMate Approach
- 11 April 2019
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 39 (3), 84-93
- https://doi.org/10.1109/mm.2019.2910010
Abstract
Many hardware security exploits result from the combination of well-known attack classes with newly exploited hardware features. CheckMate is an approach and automated tool for evaluating microarchitectural susceptibility to specified attack classes, and for synthesizing proof-of-concept exploit code for susceptible designs.Keywords
This publication has 6 references indexed in Scilit:
- Automated Synthesis of Comprehensive Memory Model Litmus Test SuitesPublished by Association for Computing Machinery (ACM) ,2017
- A survey of microarchitectural timing attacks and countermeasures on contemporary hardwareJournal of Cryptographic Engineering, 2016
- Litmus: Running Tests against HardwareLecture Notes in Computer Science, 2011
- Generating Litmus Tests for Contrasting Memory Consistency ModelsLecture Notes in Computer Science, 2010
- Kodkod: A Relational Model FinderPublished by Springer Science and Business Media LLC ,2007
- TSOtoolACM SIGARCH Computer Architecture News, 2004