Sampling Dead Block Prediction for Last-Level Caches
- 1 December 2010
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 19 references indexed in Scilit:
- A Case for MLP-Aware Cache ReplacementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Cooperative Caching with Keep-Me and Evict-MePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- IATAC: a smart predictor to turn-off L2 cache linesACM Transactions on Architecture and Code Optimization, 2005
- Memory coherence activity prediction in commercial workloadsPublished by Association for Computing Machinery (ACM) ,2004
- Using SimPoint for accurate and efficient simulationPublished by Association for Computing Machinery (ACM) ,2003
- Timekeeping in the memory systemACM SIGARCH Computer Architecture News, 2002
- Dead-block prediction & dead-block correlating prefetchersACM SIGARCH Computer Architecture News, 2001
- Selective, accurate, and timely self-invalidation using last-touch predictionPublished by Association for Computing Machinery (ACM) ,2000
- Dynamic self-invalidationACM SIGARCH Computer Architecture News, 1995
- Massively parallel algorithms for trace-driven cache simulationsIEEE Transactions on Parallel and Distributed Systems, 1994