Pushing the Limits of SHA-3 Hardware Implementations to Fit on RFID
- 1 January 2013
- book chapter
- Published by Springer Science and Business Media LLC
- Vol. 2013, 126-141
- https://doi.org/10.1007/978-3-642-40349-1_8
Abstract
No abstract availableThis publication has 22 references indexed in Scilit:
- Area-Efficient FPGA Implementations of the SHA-3 FinalistsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- The PHOTON Family of Lightweight Hash FunctionsLecture Notes in Computer Science, 2011
- spongent: A Lightweight Hash FunctionLecture Notes in Computer Science, 2011
- FPGA Implementations of the Round Two SHA-3 CandidatesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAsLecture Notes in Computer Science, 2010
- Developing a Hardware Evaluation Method for SHA-3 CandidatesLecture Notes in Computer Science, 2010
- Quark: A Lightweight HashLecture Notes in Computer Science, 2010
- Hash Functions and RFID Tags: Mind the GapLecture Notes in Computer Science, 2008
- Hardware Implementation of Symmetric Algorithms for RFID SecurityPublished by Springer Science and Business Media LLC ,2008
- A Case Against Currently Used Hash Functions in RFID ProtocolsLecture Notes in Computer Science, 2006