DRAMSim2: A Cycle Accurate Memory System Simulator
Top Cited Papers
- 17 March 2011
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Computer Architecture Letters
- Vol. 10 (1), 16-19
- https://doi.org/10.1109/l-ca.2011.4
Abstract
In this paper we present DRAMSim2, a cycle accurate memory system simulator. The goal of DRAMSim2 is to be an accurate and publicly available DDR2/3 memory system model which can be used in both full system and trace-based simulations. We describe the process of validating DRAMSim2 timing against manufacturer Verilog models in an effort to prove the accuracy of simulation results. We outline the combination of DRAMSim2 with a cycle-accurate x86 simulator that can be used to perform full system simulations. Finally, we discuss DRAMVis, a visualization tool that can be used to graph and compare the results of DRAMSim2 simulations.Keywords
This publication has 7 references indexed in Scilit:
- The PARSEC benchmark suitePublished by Association for Computing Machinery (ACM) ,2008
- PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural SimulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Memory Controller Optimizations for Web ServersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- DRAMsimACM SIGARCH Computer Architecture News, 2005
- A performance comparison of contemporary DRAM architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- DRAM simulator for design and analysis of digital systemsMicroprocessors and Microsystems, 2002
- Concurrency, latency, or system overheadPublished by Association for Computing Machinery (ACM) ,2001