Statistical analysis of large on-chip power grid networks by variational reduction scheme
- 30 April 2010
- journal article
- Published by Elsevier BV in Integration
- Vol. 43 (2), 167-175
- https://doi.org/10.1016/j.vlsi.2010.01.004
Abstract
No abstract availableThis publication has 24 references indexed in Scilit:
- Statistical analysis of on-chip power grid networks by variational extended truncated balanced realization methodPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Fast Variational Analysis of On-Chip Power Grids by Stochastic Extended Krylov Subspace MethodIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008
- Stochastic variational analysis of large power grids considering intra-die correlationsProceedings of the 39th conference on Design automation - DAC '02, 2006
- Static timing analysis considering power supply variationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Stochastic Power Grid Analysis Considering Process VariationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A stochastic approach To power grid analysisPublished by Association for Computing Machinery (ACM) ,2004
- Statistical estimation of leakage-induced power grid voltage drop considering within-die process variationsPublished by Association for Computing Machinery (ACM) ,2003
- Statistical verification of power grids considering process-induced leakage current variationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Delay variability: sources, impacts and trendsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Modeling and analysis of leakage power considering within-die process variationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002