Shallow trench isolation for advanced ULSI CMOS technologies
- 27 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 5 references indexed in Scilit:
- A novel 0.25 μm shallow trench isolation technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A shallow trench isolation using LOCOS edge for preventing corner effects for 0.25/0.18 μm CMOS technologies and beyondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Integration of unit processes in a shallow trench isolation module for a 0.25 μm complementary metal–oxide semiconductor technologyJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 1997
- Mechanical Stress Induced MOSFET Punch-through And Process Optimization For Deep Submicron TEOS-O/sub 3/ Filled STI DevicePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- A Robust 0.15/spl mu/m CMOS Technology With CoSi/sub 2/ Salicide And Shallow Trench IsolationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997