A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries
- 1 December 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 29 (12), 1505-1513
- https://doi.org/10.1109/4.340424
Abstract
This paper presents a two-stage, compact, power-efficient 3 V CMOS operational amplifier with rail-to-rail input and output ranges. Because of its small die area of 0.04 mm/sup 2/, it is very suitable as a VLSI library cell. The floating class-AB control is shifted into the summing circuit, which results in a noise and offset of the amplifier which are comparable to that of a three stage amplifier. A floating current source biases the combined summing circuit and the class-AB control. This current source has the same structure as the class-AB control which provides a power-supply-independent quiescent current. Using the compact architecture, a 2.6 MHz amplifier with Miller compensation and a 6.4 MHz amplifier with cascoded-Miller compensation have been realized. The opamps have, respectively, a bandwidth-to-supply-power ratio of 4 MHz/mW and 11 MHz/mW for a capacitive load of 10 pF.< >Keywords
This publication has 6 references indexed in Scilit:
- CMOS low-voltage operational amplifiers with constant-gm rail-to-rail input stageAnalog Integrated Circuits and Signal Processing, 1994
- Digital-compatible high-performance operational amplifier with rail-to-rail input and output rangesIEEE Journal of Solid-State Circuits, 1994
- A fast-settling CMOS op amp for SC circuits with 90-dB DC gainIEEE Journal of Solid-State Circuits, 1990
- A rail-to-rail CMOS op ampIEEE Journal of Solid-State Circuits, 1988
- A quad CMOS single-supply op amp with rail-to-rail output swingIEEE Journal of Solid-State Circuits, 1986
- Low-voltage operational amplifier with rail-to-rail input and output rangesIEEE Journal of Solid-State Circuits, 1985