A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification
- 1 April 2005
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- xpipesCompiler: A Tool for Instantiating Application-Specific Networks on ChipPublished by Springer Science and Business Media LLC ,2008
- Automatic hardware-efficient SoC integration by QoS network on chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Building Predictable Systems on Chip: An Analysis of Guaranteed Communication in the Aethereal Network on ChipPublished by Springer Science and Business Media LLC ,2005
- Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network configurationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- NoCGEN:a template based reuse methodology for Networks On Chip architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Efficient synthesis of networks on chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- QNoC: QoS architecture and design process for network on chipJournal of Systems Architecture, 2004
- Trade offs in the design of a router with both guaranteed and best-effort services for networks on chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Addressing the system-on-a-chip interconnect woes through communication-based designPublished by Association for Computing Machinery (ACM) ,2001