A performance study of instruction cache prefetching methods
- 1 May 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 47 (5), 497-508
- https://doi.org/10.1109/12.677221
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- A study of branch prediction strategiesPublished by Association for Computing Machinery (ACM) ,1998
- The effect of code expanding optimizations on instruction cache designIEEE Transactions on Computers, 1993
- Design and evaluation of a compiler algorithm for prefetchingPublished by Association for Computing Machinery (ACM) ,1992
- Program optimization for instruction cachesPublished by Association for Computing Machinery (ACM) ,1989
- Achieving high instruction cache performance with an optimizing compilerPublished by Association for Computing Machinery (ACM) ,1989
- A Benchmark Comparison of Three Supercomputers: Fujitsu VP-200, Hitachi S810/120, and Cray X-MP/2Computer, 1985
- Experimental evaluation of on-chip microprocessor cache memoriesPublished by Association for Computing Machinery (ACM) ,1984
- Branch Prediction Strategies and Branch Target Buffer DesignComputer, 1984
- Cache MemoriesACM Computing Surveys, 1982
- Sequential Program Prefetching in Memory HierarchiesComputer, 1978