Cache-conscious data placement
- 1 October 1998
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM) in Proceedings of the eighth international conference on Architectural support for programming languages and operating systems - ASPLOS-VIII
- Vol. 33 (11), 139-149
- https://doi.org/10.1145/291069.291036
Abstract
As the gap between memory and processor speeds continues to widen, cache eficiency is an increasingly important component of processor performance. Compiler techniques have been used to improve instruction cache pet$ormance by mapping code with temporal locality to different cache blocks in the virtual address space eliminating cache conflicts. These code placement techniques can be applied directly to the problem of placing data for improved data cache pedormance.In this paper we present a general framework for Cache Conscious Data Placement. This is a compiler directed approach that creates an address placement for the stack (local variables), global variables, heap objects, and constants in order to reduce data cache misses. The placement of data objects is guided by a temporal relationship graph between objects generated via profiling. Our results show that profile driven data placement significantly reduces the data miss rate by 24% on average.Keywords
This publication has 25 references indexed in Scilit:
- Complexity/performance tradeoffs with non-blocking loadsACM SIGARCH Computer Architecture News, 1994
- Tradeoffs in two-level on-chip cachingACM SIGARCH Computer Architecture News, 1994
- Balanced schedulingACM SIGPLAN Notices, 1993
- Using lifetime predictors to improve memory allocation performanceACM SIGPLAN Notices, 1993
- Improving the cache locality of memory allocationACM SIGPLAN Notices, 1993
- The Chinese remainder theorem and the prime memory systemACM SIGARCH Computer Architecture News, 1993
- Column-associative cachesACM SIGARCH Computer Architecture News, 1993
- Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffersACM SIGARCH Computer Architecture News, 1990
- Analysis of vector access performance on skewed interleaved memoryACM SIGARCH Computer Architecture News, 1989
- Inexpensive implementations of set-associativityACM SIGARCH Computer Architecture News, 1989