Interfacial hardness enhancement in deuterium annealed 0.25 μm channel metal oxide semiconductor transistors
- 2 June 1997
- journal article
- Published by AIP Publishing in Applied Physics Letters
- Vol. 70 (22), 2999-3001
- https://doi.org/10.1063/1.118769
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Comment on ‘‘Reduction of hot electron degradation in metal oxide semiconductor transistors by deuterium processing’’ [Appl. Phys. Lett. 68, 2526 (1996)]Applied Physics Letters, 1996
- Reduction of hot electron degradation in metal oxide semiconductor transistors by deuterium processingApplied Physics Letters, 1996
- A new third-level charge pumping method for accurate determination of interface-trap parameters in metal-oxide-semiconductor field-effect-transistorsReview of Scientific Instruments, 1994
- Simple technique for separating the effects of interface traps and trapped-oxide charge in metal-oxide-semiconductor transistorsApplied Physics Letters, 1986
- A Simple Model for Separating Interface and Oxide Charge Effects in MOS Device CharacteristicsIEEE Transactions on Nuclear Science, 1984
- Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfacesIEEE Transactions on Electron Devices, 1980